

Advanced Analog Integrated Circuits


Interference

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu

Copyright © 2016 by Bernhard Boser




Interference



$$v_o = a_{in} \cdot v_{in} + \sum_{i=1}^n a_i \cdot v_i$$

Annotations in red:

- An arrow points from the term $a_{in} \cdot v_{in}$ to the text "high".
- An arrow points from the term $\sum_{i=1}^n a_i \cdot v_i$ to the symbol ϕ .




Typical Interferers

E.g.



- Power supply
- Clocks
- Digi. circuits
- Power main 50/60 Hz, on PCBs

Coupling mech:

- $C \leftarrow IC$
- $L \leftarrow PCB, bond wires$



Fully Differential versus Single Ended




$$v_{id} = v_i^+ - v_i^- \leftarrow \text{signal}$$


$$v_{dc} = \frac{v_i^+ + v_i^-}{2} \leftarrow \text{bias}$$

- Symmetry
- inversion
- $CMFB$


- lower complexity
- needs amp
- No,



Is a Fully Differential Solution Required?



Differential versus Common-Mode




$$A_{dm} = \frac{N_{od}}{N_{id}} \rightarrow \infty$$

$$A_{cm} = \frac{N_{od}}{N_{ic}} \rightarrow \emptyset$$


$$A_{cdm} = \frac{N_{od}}{N_{ic}} \rightarrow \emptyset$$

$$A_{voss} = \frac{N_{od}}{V_{oss}} \rightarrow \emptyset$$

$$A_{vss} = \frac{N_{od}}{V_{ss}} \rightarrow \emptyset$$




CMRR and PSRR




$$CMRR_{cd} = \left| \frac{A_{dvn}}{A_{cdn}} \right| \rightarrow \infty$$

$$CMRR_{cc} = \left| \frac{A_{dvn}}{A_{cmn}} \right| \rightarrow \infty$$


$$PSRR_{v_{DD}} = \left| \frac{A_{dvn}}{A_{vDD}} \right| \rightarrow \infty$$





Conversion: Balun



- Use for simulation only
- Realizable transformers inadequate for implementation at mixed-signal frequencies




Loop-Gain Simulation




Interference Comparison

Single Ended



Differential



Advanced Analog Integrated Circuits


Differential Pair

Bernhard E. Boser


University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




Differential Pair




Differential Half Circuit




Common-Mode Half Circuit




Tail Current Source



versus



- higher swing
- I_B set by V_{BE}
- $CMRR \approx \infty$
- lower
- const bias
- good CMRR
- cascode



Advanced Analog Integrated Circuits


Common-Mode Feedback

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser





Output Common-Mode Voltage




Common Mode Feedback (CMFB)



Realization: Adjusting V_{oc}



Controller




$$T_{o, \text{com}} = \frac{g_m3}{2} \cdot R_o \cdot \frac{g_m2}{g_m3} = g_m1 \cdot R_o \cdot \frac{g_m3}{2 g_m1}$$


Δ_{din}




V_{cm} Sense




Adm ?
Beware of large R_{cm}



Continuous Time CMFB



Ref: R. Schreier et al., "A 375-mW quadrature bandpass $\Delta\Sigma$ ADC with 8.5-MHz BW and 90-dB DR at 44 MHz," IEEE JSSC, Dec. 2006, pp. 2632-40.



Advanced Analog Integrated Circuits


Switched Capacitor CMFB

Bernhard E. Boser



University of California, Berkeley

boser@eecs.berkeley.edu


Copyright © 2016 by Bernhard Boser




SC Common-Mode Feedback



Continuous SC CMFB




Ref: A. Feldman et al, “A 13 bit, 1.4 MS/s, 3.3 V sigma-delta modulator for RF baseband channel applications,” JSSC Oct. 1998, pp. 1462-69.




SC CMFB in 2-Stage Opamps

- 2 inversions
 - (1) inverting amp
1 tail CS
 - (2) 2 CMFB circuits
2 tail CS



CMFB Loop Gain




CMFB half circuit

$$T_o = \frac{g_m^3}{2} \cdot R_o \cdot \frac{C_{cmfb} C_L}{C_{cmfb} + \frac{C_x}{2}}$$

$$\omega_u \approx X \cdot \frac{g_m^3 / 2}{C_L + (C_{cmfb} \parallel \frac{C_x}{2})}$$

$$\omega_{und} \approx \frac{g_m \cdot E}{C_y}$$





Setting the Loop Gain

- 2 coupled FB loops:
 - (1) diff
 - (2) cml
- CMFB
- BW needed depends on imbalance during transfers
→ XTRs are non linear!
- Rule of thumb: $\omega_n, \text{cml} f_1 \approx \omega_n, \text{diff} / \sqrt{\frac{3}{2}}$
 - Main amp settle to 10τ
 - CMFB amp: $3 \dots 5\tau$
 - $\Rightarrow \sim 95\%$ settling accuracy
- Verify!



Noise in Differential Circuits

- 2x devices \Rightarrow 2x noise !
- But signal range doubles, too
Signal power: 4x power
 $+ 3 \text{ dB}$ for 2x power dis



Noise from Tail Current Source

If balanced :

Rejected by CMRR

of next stage.

